## Claims:

- 1 1. A simultaneous multithreaded processor system comprising:
- a first multiplexer associated to a first thread of instruction pointers; and
- a second multiplexer associated to a second thread of instruction pointers;
- said first and second multiplexers to provide instruction pointers for execution in said
- 5 processor;
- first and second storage elements coupled to said respective first and second multiplexers,
- 7 wherein:

8

J.TO

Į.J

14 17 12

=±

---

one of the first and second threads is active while the other of said first and second threads is inactive; and

instruction pointers for the active thread are delivered to processor logic and the instruction pointers for the inactive thread are delivered to a storage element for delivery to the processor logic when the inactive thread becomes the active thread.

- 2. The system of claim 1, further comprising a common multiplexer coupled between said first and second multiplexer and processor logic.
- 1 3. The system of claim 2, wherein the common multiplexer receives instruction pointer data
- 2 sequentially from the first multiplexer and the second multiplexer by utilizing a time-
- 3 multiplexing protocol.
  - 4. The system of claim 3, wherein the time-multiplexing protocol is a 'round-robin'
- 2 protocol.

1

- 1 5. The system of claim 1, wherein the first multiplexer and the second multiplexer are
- 2 priority multiplexers.
- 1 6. The system of claim 5, wherein the first multiplexer and the second multiplexer receive
- 2 instruction pointer information and data from a plurality of stages in a processor pipeline.
- 7. The system of claim 6, wherein the first multiplexer and the second multiplexer receive
- 2 instruction pointer information and data from re-steer logic at the plurality of stages in the
- 3 processor pipeline.

- 3

ı =k

1

- 8. The system of claim 7, wherein the first multiplexer and the second multiplexer pass the instruction pointer information and data to the common multiplexer with a pre-determined priority.
- 9. The system of claim 1, wherein the storage element is a flip-flop device.
- 10. A method for a simultaneous multithreaded processor system, comprising the steps of:
- associating a first multiplexer to a first thread of instruction pointers;
- associating a second multiplexer to a second thread of instruction pointers;
- 4 providing, by said first and second multiplexers, instruction pointers for execution in
- 5 said processor;
- 6 coupling first and second storage elements to said respective first and second
- 7 multiplexers;

1

2

3

1.2

|-4 |1] |1]

delivering the instruction pointers for the active thread to processor logic; and
delivering the instruction pointers for the inactive thread to a storage element for delivery

to the processor logic when the inactive thread becomes the active thread.

11. The method of claim 10, further comprising:

coupling a common multiplexer between said first and second multiplexer and processor logic.

- 12. The method of claim 11, wherein the common multiplexer receives instruction pointer data sequentially from the first multiplexer and the second multiplexer by utilizing a time-multiplexing protocol.
- 13. The method of claim 12, wherein the time-multiplexing protocol is a 'round-robin' protocol.
- 1 14. The method of claim 10, wherein the first multiplexer and the second multiplexer are
- 2 priority multiplexers.
- 1 15. The method of claim 14, wherein the first multiplexer and the second multiplexer receive
- 2 instruction pointer information and data from a plurality of stages in a processor pipeline.

1=1

14

15

7

8

10

11

2 instruction pointer information and data from re-steer logic at the plurality of stages in the

3 processor pipeline.

1 17. The method of claim 16, wherein the first multiplexer and the second multiplexer pass

the instruction pointer information and data to the common multiplexer with a pre-determined

3 priority.

18. The method of claim 10, wherein the storage element is a flip-flop device.

19. A simultaneous multithreaded processor system comprising:

a first multiplexer associated to a first thread of instruction pointers; and

a second multiplexer associated to a second thread of instruction pointers;

said first and second multiplexers to provide instruction pointers for execution in said

processor;

first and second storage elements coupled to said respective first and second multiplexers,

wherein:

one of the first and second threads is active while the other of said first and second

9 threads is inactive;

instruction pointers for the active thread are delivered to processor logic and the

instruction pointers for the inactive thread are delivered to a storage element for delivery to the

processor logic when the inactive thread becomes the active thread; and

- a common multiplexer coupled between said first and second multiplexer and processor
- logic that receives instruction pointer data sequentially from the first multiplexer and the second
- multiplexer by utilizing a time-multiplexing protocol.
- 1 20. The system of claim 19, wherein the first multiplexer and the second multiplexer receive
- 2 instruction pointer information and data from a plurality of stages in a processor pipeline.
  - 21. The system of claim 20, wherein the first multiplexer and the second multiplexer receive instruction pointer information and data from re-steer logic at the plurality of stages in the processor pipeline.
    - 22. The system of claim 19, wherein the first multiplexer and the second multiplexer pass the instruction pointer information and data to the common multiplexer with a pre-determined priority.

1